This paper reports on a low on-resistance and high-voltage power DMOSFET with a newly proposed interdigitated form for power ICs, which are fabricated by cost-effective standard CMOS process. The basic sfucture has a highly doped drift region by forming an extended p-base in the drift region. In an interdigitated form for high cunent applications, the widely-spread depletion layer from ttre drain side avoids elecuic field concenradon at the tip of the drain fingers. As for ttre tip of ttre source fingers, the newly proposed structure with a remainder pzubsrate realizes a considerable decrease in electric field by charge sharing effect. The developed tmhnology realizes t 2 A,700 V power DMOSFET, whose specific on-resistance is 0.55 O ' cmz.
Another drawback is that since RESLJRF devices have interdigitated layouts for higtr current applications, electric field concentration, due to a small radius of curvature at the tip of each finger,limits breakdown vottage. On ttre ottrer hand,large radius of curvatrue at the trp of them leads to ttre reduction in packing density' which increases the specific on-resistance.
In this papor, we will first propose a high-voltage device structure for the on-resistance reduction and slrow ttre devices characteristics at the portions which have corners with small radius of curvature. Next, we will explain the design concept and experimental results on a newly proposed struchue which realizes an elecuic field reduction at tlre tip of the fingers in an interdigrtated form.
Basic Structure Fig. I and 2 show the top view of tlre DMOSFET in an interdigitated form, and the cross-section of the basic structure, respectively. The DMOSFET is fabricated by 2 f m rule CI\4OS process on a high resistivity p-type substrate. fire DMOSFE"I is formed in a n-type region which is formed by the n-well diffusion for low-voltage CMOS. An extended p-base with shallow junction is formed in the n-well. The basic structure consists of three parts. "A" is corresponding to ttre DMOS part which controls the current. Applied voltage is supported by "B" in the forward blocking state.
"C" has a heavily doped n-type region for drain contact. When the device turns on, electron current from the source goes across the channel and flows into ttre n-well under the extended p-base to the drain. Ttre aim of the device optimization is to minimize device onresistance and chip area by achieving the required 700V blocking capability with the largest possible charge at the drift region and the shortpst possible length in the ttuee parts. Nws.r.is the average doping concenEationof the n-well (cm-r).
On the ottrer hand, the voltage, where the n-well is depleted, is givenby ywslL = J-y?rr"rN*prl(1a.NwElr,,) (2) 2eoesr
Nup where Xws.r. is the width of ttre n-t1pe region between tlp psubstrate and the extended p-base (cml. under the optimum condition. An interesting fact is that the breakdown voltages at the drain fingers are higher than at the source.
In addition, the gradient at the drain finger (5 V/ p m) is much smaller than.that at the source (10 V/4 m).
According to the two-dimensional device simulation for the basic structure, the depletion region in the extended p-base spreads Electric Field Reduction at the Corner Finally, the structure for reducing the elecnic field concentration at ttre tip of the source finger, is explained as follows. where n-well ion-implantation is not performed, has no p-n junction between the p-base and the n-well at the tip of the source finger.
When 
and cross-sectional (b) at the shuing effect, the newly proposed stucture greaily reduces the electric field [2] .
As shown in Fig. 4 
Conclusions
A low on'resistance, high-voltage DMOSFET for high current applications in a standard CMOS process has been developed. The charge sharing effect between the extended p-base and the n-well gives the basic structure a drift-region charge of 2.4 X 1012 cm-z which is about three times larger than that for the conventional RESURF structure.
In an interdigitated form, alttrough the radius of curvature is small, breakdown voltage is kept high at the tip of the drain finger.
On the other hand, a reduction in the radius leads to a greater decrease in the breakdown voltage of the source finger.
The newly proposed structure which has a remainder psubstrate at the tip of the source finger succeeds in a dramatic reduction in ttre electric field, being free from limiting the breakdown voltage.
Overall, a 2 A power DMOSFET with the newly proposed interdigitated form has obtained a BVpss of 700 V and a specific onresistance of 0.55 O ' cmz.
